

FIG. 3







FIG. 4









## FIG. 7(a)


a (=MINIMUM PROCESSING DIMENSION)



3.3V WITHSTANDING MOS TRANSISTOR




a (=MINIMUM PROCESSING DIMENSION)



1.5V WITHSTANDING MOS TRANSISTOR


FIG. 8(a)

a (=MINIMUM PROCESSING DIMENSION)+  $\alpha$ 



2.5V WITHSTANDING MOS TRANSISTOR

FIG. 8(b)



1.5V WITHSTANDING MOS TRANSISTOR

FIG. 9









FIG. 10
























FIG. 16(a) 79 /a






FIG. 18(a)





FIG. 18(b)






FIG. 20




FIG. 21




FIG. 22





FIG. 23



## FIG. 24






FIG. 25





17-

2.5V WITHSTANDING MOS TRANSISTOR


- Lg=0.3μm

-8a

30

## FIG. 27

SPECIFICATION	SUPPLY VOLTAGE VDD	I/O SUPPLY VOLTAGE VDDQ	INPUT SIG VILmin	NAL LEVEL VIHmax	SUPPLY VOLTAGE INTERNAL CIRCUIT VDDI
3.3V SPECIFICATION	3.3V	3.3V	0V	VDDQ	1.5V
2.5V SPECIFICATION	2.5V	1.5V	0V	VDDQ	1.5V



## FIG. 29

SPECIFICATION	SUPPLY VOLTAGE VDD	I/O SUPPLY VOLTAGE VDDQ	INPUT SIG VILmin	NAL LEVEL VIHmax	SUPPLY VOLTAGE INTERNAL CIRCUIT VDDI
3.3V SPECIFICATION	3.3V	3.3V	0V	VDDQ	1.5V
2.5V SPECIFICATION	2.5V	2.5V	0V	VDDQ	1.5V

FIG. 30	GATE INSULATING FILM THICKNESS TOX	MINIMUM PROCESSING GATE LENGTH Lg	
3.3V WITHSTANDING MOS	8nm	0.4µm	
2.5V WITHSTANDING MOS	6nm	0.3µm	
1.5V WITHSTANDING MOS	3nm	0.14µm	




FIG. 32




FIG. 33




FIG. 34

